

1) Define Computer organisation, Computer design and computer architecture

A. Computer organisation:- Computer organisation deals with the structure and behaviour of computer system as seen by the user.

* It deals with the components of a connection in a system computer organisation.

* It tells us how exactly all the unit in the system are arranged and interconnected where as an organisation express the realization of architecture.

* An organisation done on the basis of architecture. Computer organisation deals with low-level design issues.

* Organisation involves physical components (circuit design Address, signals, peripherals)

Computer Design:- The architectural design of a computer system is concerned.

2

with the specification of various functional modules, such a processor and memories, and structuring them together into a computer system.

Computer Architecture: Computer Architecture is concerned with the way hardware components are connected together to form a computer system. It acts as interface between hardware and software.

- * Computer architecture helps us to understand the functionalities of a system.
- * A programmer can view architecture as considered first.
- * Computer architecture deals with high level design issues.

2) What is Micro Operation? Write about Register Transfer Language.

The operation on data stored in registers

3

are called micro operations. A micro-operation is an elementary operation performed on the information stored in one or more registers. Examples of micro-operations are shift, count, clear and load.

Register Transfer Language :-

- * The symbolic notation used to describe the micro-operation transfer among registers is called RTL.
- * The use of symbols instead of narrative explanations provides an organized and concise manner for listing the micro-operation sequences in registers and the control functions that initiate them.
- * A register transfer language is a system for expressing in symbolic form the micro-operation sequences among the registers of a digital module.
- * It is a convenient tool for describing the internal organisation of digital computers.

(4)

in concise and precise manner.

LONG ANSWER QUESTIONS:

3) With the help of examples, explain in detail various types of memory reference instructions.

A *	Symbol	Operation decoder	Symbolic description
	AND	D ₀	$AC \leftarrow AC \wedge M[AR]$
	ADD	D ₁	$AC \leftarrow AC + M[AR]$
	LDA	D ₂	$AC \leftarrow M[AR]$
	STA	D ₃	$M[AR] \leftarrow AL$
	BUN	D ₄	$PC \leftarrow AR$
	BSA	D ₅	$M[AR] \leftarrow PC, PC \leftarrow AR + 1$
	ISZ	D ₆	$M[AR] \leftarrow M[AR] + 1$ if $M[AR] + 1 = 0$, then $PC \leftarrow PC + 1$

* The effective address of the instruction is in AR and was placed there during timing signal T₂ when I=0, or during timing signal T₃ when I=1.

(3)

* Memory cycle is assumed to be short enough to complete in a CPU cycle

* The execution of MR instruction starts with T₄

AND to AC.

D₀T₄: DR ← M[AR].

D₀T₅: AC ← AC ∧ DR, SC ← 0

Read Operand
AND with AC

ADD to AC

D₁T₄: DR ← M[AR].

D₁T₅: AC ← AC + DR, E ← Cout,
SC ← 0

Read Operand
Add to AC
and store
carry in E

LDA: load to AC

D₂T₄: DR ← M[AR]

D₂T₅: AC ← DR, SC ← 0.

STA: store AC

D₃T₄: M[AR] ← AC, SC ← 0.


BUN: Branch unconditionally

D₄T₄: PC ← AR, SC ← 0.

BSA: Branch and save return address

M[AR] ← PC, PC ← AR + 1

6



BSA:

$D_5T_4: M[AR] \leftarrow DC, AR \leftarrow AR + 1$

$D_5T_5: PC \leftarrow AR, SC \leftarrow 0$

I_{S2} : Increment and skip if zero.

$D_6T_4: DR \leftarrow M[AR]$

$D_6T_5: DR \leftarrow DR + 1$

$D_6T_4: M[AR] \leftarrow DR, \text{ if } (DR = 0) \text{ then } (PC \leftarrow PC + 1), SC \leftarrow 0$

4). Draw and explain about the Instruction Cycle state diagram.

(17)


* In basic computer, a machine instruction is executed in the following cycle.

1. Fetch an instruction from memory.
2. Decode the instruction.
3. Read the effective address from memory if the instruction has an indirect address.
4. Execute the instruction.

* After an instruction is executed, the cycle Step 1, for next instruction.


Fetch and Decode: $T_0: AR \leftarrow PC$ ($S_0 S_1 S_2 = 010, T_0 = 1$)
 $T_1: TR \leftarrow M[AR], PC \leftarrow PC + 1$
($S_0 S_1 S_2 = 111, T_1 = 1$)
 $T_2: D_0, \dots, D_7 \leftarrow \text{Decode } IR.$
($12-14$), $AR \leftarrow IR(0-11).$
 $I \leftarrow IR(15).$

8



COMMON BUS

THE TYPE OF INSTRUCTION.



$D7 \mid T3 : AR \leftarrow M[AR]$

$D7 \mid T3 : \text{Nothing}$

$D7 \mid T3 : \text{Execute a register reference instr}$

$D7 \mid T3 : \text{Execute an input-output instruction}$

(10)


2) With the help of block diagrams, explain about Half Adder, Full Adder, Parallel Adder.

A: Full Adder:-


* Digital circuit that forms the arithmetic sum of 2 bits and the previous carry is called FULL ADDER.

* The carries are connected in a chain through the full-adders.

* The input carry to the binary adder is c_0 and the output carry is c_4 . The S output of the full-adders generates the required sum bits.



* The addition and subtraction operations can be combined into one common circuit by including an exclusive-OR gate with each full adder.



4-bit adder subtractor

- * The mode input M controls the operation when $M=0$, the circuit is an adder and when $M=1$, the circuit is a subtractor.
- * Each exclusive-OR gate receives input M and one of the inputs of B
- * When $M=0$, we have $B \oplus 0 = B$. The full adders receive the value of B , the input carry is 0 and the circuit performs $A + B$.
- * When $M=1$, we have $B \oplus 1 = B'$ & $C_0 = 1$.


Half Adder:-

- * One of the inputs to the least significant half adder (MA) is connected to logic 1 &

12

the other input is connected to the least significant bit of the number to be incremented.


* The output carry of one half-adder is connected to one of the inputs of the next higher level order half adder.



* The circuit can be extended to an n -bit binary adder by extending diagrams to include n half-adders.

Parallel Adder:-

* The basic component of an arithmetic circuit is the parallel adder.



— X —
END

1). Discuss in short about signed 1's complement & 2's complement representation. 1's complement.

This is a simple algorithm to convert a binary number into 1's complement. To get 1's complement of a binary number, simply invert the given number.

2's complement.

There is a simple algorithm to convert a binary no. into 2's complement. To get 2's complement of a binary number, simply invert the given no. & add 1 to the least significant bit (LSB) of given result.


2). Write a short on floating point representation of cleaned number.

This representation does not deserve a specific no. of bits for the integer or fractional part. Instead it reserves a certain no. of bits for the no. and a certain no. of bits to say where within that no. the decimal place sits. The floating no. representation of a no has two part. The first part represents a signed point no. called mantissa may be fraction or an integer. Floating point is always interpreted to represent a number in the following

form $M \times r^e$

Only the mantissa m & the exponent e are physically represented in the register. A floating point no is said to be normalised


if most significant digit of mantissa is 1



Biased form.

Q3) Explain IEEE floating representation in single precision and double precision format with an example.

Single Precision:




Sign : 1 (31st bit)

biased exponent : 8 (20-23)

Normalised Mantissa : 23 (22-0)

Bias : 127

Double Precision



Sign = 1 (1 bit)

Biased Exponent: $H(62-65)$

Normalised Mantissa: ~~23 (22-0)~~ 53 (51-0)

Bias: 1023.

Example:

85.125.

$85 = 1010101$; $0.125 = 001$.

$85.125 = 1010101.001$.

$= 1.010101001 \times 2^6$

Sign = 0

1) Single Precision

Biased exponent $127+6=133$.

$133 = 10000101$.

Normalised Mantissa = 010101001

we will add 0's to complete the 23 bits

2) Double Precision

biased exponent $1023 + 6 = 1029$.

$$1029 = 10000000101$$

Normal Mantissa = 010101001

we will add 0's to complete the 52 bits

The IEEE 754 double precision $\omega = 0$

$$10000000101 \quad 010101001000000000000000$$

Explain Booths Multiplication algorithm with an example using necessary diagram

Booth algorithm is a multiplication algorithm that multiplies two signed binary no in 2's complement notation.

PROCEDURE :-

- 1) let M is the multiplied^{ca}
- 2) let Q is the multiplier
- 3) Consider a 1-bit register Q_{-1} be uninitialize it to 0

4) Consider a register A be uninitialize it to 0.

$$M = 6 = 0110$$

$$Q = 2 = 0010 \quad (Q_3, Q_2, Q_1, Q_0)$$

Both algorithms calculate the product in n -steps where n is the no. of bits used to represent the no.

Q5) Explain about decimal subtraction operating using flow chart & hardware configuration with an example.


We designate the magnitude of 2 no's. by A & B where the signed no's are added or subtracted. We find that there are 8 diff conditions to consider, dependence on the sign of no's & the operation performed.

The algorithm for condition addition & subtraction are derived from the table & can be started.

Operation	Add Magnitude	Subtract Magnitude		
		where $A > B$	where $A < B$	where $A = B$
$(+A) + (B)$	$+(A+B)$	$-(A+B)$	$-(B-A)$	$+(A-B)$
$(+A) + (-B)$				
$(-A) + (+B)$	$-(A+B)$	$-(A-B)$	$+(B-A)$	$+(A-B)$
$(-A) + (-B)$				
$(+A) - (+B)$	$-(A+B)$	$+(A-B)$	$-(B-A)$	$+(A-B)$
$(+A) - (-B)$				
$(-A) - (+B)$	$-(A+B)$	$-(A-B)$	$+(B-A)$	$+(A-B)$
$(-A) - (-B)$				


Subtraction: $A - B$: A: min, B: subtrahend

Hardware implementation




Subtract operation

Minuend in A
subtrahend in B



Add operation

Augend in A
Addend in B



flow chart for add and subtract operation